IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

14/A
BoA 6/6/03

Applicant:	Sau C. Wong et al.		
Assignee:	SanDisk Corporation		
Title:	Analog Buffer Memory for High-Speed Digital Image Capture		
Application No.:	09/159,397	Filing Date:	September 23, 1998
Examiner:	Whipkey, Jason T.	Group Art Unit:	2612
Docket No.:	SNDK.195US0 (formerly M-10296 US)	Conf. No.:	5079

Certificate of Mailing Under 37 CFR 1.8

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope address to: Commissioner for Patents, Washington, D.C. 20231, on 5/15/03

Eileen Bower
Signature

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

AMENDMENT

Dear Sir:

Responsive to the Official Action mailed on March 3, 2003, applicant responds to the Official Action as follows:

In the Specification:

Please modify the paragraph at page 11, lines 1-30, as follows:

Analog pre-processing circuitry 115 processes the captured image from image sensor 110. The pre-processing circuitry 115 can include a correlated double sampling (CDS) circuit, a gain adjust circuit, and an offset adjust circuit (all not shown for simplicity) and can be used to perform various functions such as CDS for reduction of low frequency read-out noise from the image sensor and offset of sense amplifiers, color filter array (CFA) interpolation algorithms for color, gamma correction, white balancing, and automatic gain control (AGC) for optimizing the dynamic range for analog/multi-level storage. The pre-processed image signal is converted to a voltage for storage in a high density, high speed analog/multi-level memory 210, such as disclosed in commonly-owned U.S. Pat. App. Serial